

EP 0 936 806 A2

(12)

#### **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 18.08.1999 Bulletin 1999/33

(51) Int CL6: H04N 3/15, H04N 9/04

(21) Application number: 99102906.7

(22) Date of filing: 12.02.1999

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 13.02.1998 JP 3146198

(71) Applicant: SONY CORPORATION Tokyo (JP)

(72) Inventor: lizuka, Tetsuya Shinagawa-ku, Tokyo (JP)

(11)


(74) Representative:
MÜLLER & HOFFMANN Patentanwälte
Innere Wiener Strasse 17
81667 München (DE)

#### (54) Method of driving solid-state imaging device, solid-state imaging device and camera

(57)To provide a solid-state imaging device driving method, a solid-state imaging device and a camera in which the solid-state imaging device is able to operate at a high speed without a change of an angle of view and without a mixture of colors in a color solid-state imaging device by reducing an amount of data in the horizontal direction to 1/2. In a solid-state imaging device (1) of a two-dimensional arrangement having a pixel comprising a light-receiving accumulation unit (2), a vertical register (4) or a vertical register (4) having a lightreceiving function and a horizontal register (6), signal electric charges of pixels distant from each other on one row are transferred to the horizontal register (6), these signal electric charges are mixed within the horizontal register (6), and the mixed signal electric charge is transferred in the horizontal direction. Further, in the color solid-state imaging device (1), signal electric charges of pixels of the same color distant from each other in the one row are transferred to the horizontal register (6), these signal electric charges are mixed within the horizontal register (6), and the mixed signal electric charge is transferred in the horizontal direction. Also, a transfer gate unit (4A) is disposed between the vertical register (4) and the horizontal register (6). In this transfer gate unit (4A), there is arranged a solid-state imaging element in which transfer electrodes (15A, 15B) of first phase and second phase are alternately disposed at every predetermined column of the vertical register (4). Then, there is arranged a camera having a switching mode for switching a mode in which signal electric charges of pixels distant from each other in the one row are transferred to the horizontal register (6), the signal electric charges are mixed within the horizontal register (6) and the mixed signal electric charge is transferred in

the horizontal direction and a normal imaging mode.

FIG. 6



EP 0 936 806 A2

#### Description

#### BACKGROUND OF THE INVENTION

Field of the Invention

[0001] The present invention relates to a method of driving a solid-state imaging device having a CCD register, a solid-state imaging device and a camera having provided with a solid-state imaging device.

Description of the Related Art

[0002] The number of pixels in a solid-state imaging device remarkably increases in accordance with a progress of recent technologies.

[0003] As the number of pixels increases as described above, it is strongly desired to having a function to reduce the number of output data in one frame period according to the need.

[0004] As an example of such function, in an electronic still camera, for example, when a user takes a picture, a resolution of a still picture is given a priority so that signals of 500 lines are outputted at a speed of 30 frames/second, for example, from a CCD solid-state imaging device. When a user views an object by an electronic viewfinder, a resolution of a real moving picture is given a priority so that signals of 250 lines are outputted at a speed of 60 frames/second.

[0005] However, according to the above-mentioned method, when a user views an object by an electronic viewfinder, signals of remaining 250 lines are useless and discarded.

[0006] Therefore, the inventor or the like has previously proposed a solid-state imaging device for obtaining a signal which results from adding signal charges of two pixels distant from each other in the vertical direction in a CCD vertical register (see Japanese laid-open patent application No. 9-55952).

**[0007]** That is, in the above-described solid-state imaging device, as shown in FIG. 1, assuming that Q(k) is a signal charge of kth line, then a vertical register produces an array of signal charges of Q(k) + Q(k+2), Q(k+1) + Q(k+3), Q(k+4) + Q(k+6), Q(k+5) + Q(k+7) ... on the same time.

[0008] Thus, in a CCD solid-state imaging device having a color filter in which two pixels are repeated in the vertical direction, it became possible to add signals of two pixels at the same accumulation timing without discharging signals.

[0009] In the above-mentioned solid-state imaging device, it is possible to reduce the number of data in one frame by reducing the number of lines in the vertical direction to 1/2.

[0010] However, in the square lattice pixel, a balance between resolutions in the horizontal and vertical directions is deteriorated.

[0011] Also, if the number of data of one frame is fur-

ther reduced with application of this method, then such balance becomes worse further.

[0012] When a CCD solid-state imaging device having 1300000 pixels of 15 frames/second, for example, is operated at 60 frames/second, a resolution in the vertical direction is reduced to 1/4.

[0013] For this reason, it becomes necessary to reduce the number of data of one frame by reducing the number of data in the horizontal direction to reduce the numbers of data in the horizontal and vertical directions.

[0014] Then, there is considered a method of similarly

[0014] Then, there is considered a method of similarly reducing the number of data in the horizontal direction with application of the previously-proposed method of reducing the number of data in the vertical direction.

[0015] However, if this vertical direction data reduction method is applied to a reduction of data in the horizontal direction as it is, then as shown by the state in which signal charges are being operated as shown in FIG. 2, blank packets are produced in a packet PH of a horizontal CCD register. Therefore, although the number of data in the horizontal direction may be reduced, the number at which the horizontal CCD register is driven is not changed.

[0016] Thus, when the driving frequency of the horizontal CCD register is made constant, regardless of whether or not the reduction of data in the horizontal direction is carried out, one horizontal period becomes the same.

[0017] Accordingly, there is not achieved the effect in which the frame frequency is increased by reducing the number of data.

[0018] On the other hand, as a method which is used at present to reduce data in the horizontal direction, there are available two methods of (1) method of discharging a part of signal charges in the horizontal direction at a high speed by a horizontal CCD register and (2) method of adding signal charges by a floating diffusion amplifier.

[0019] Initially, in the method (1) of discharging a part of signal charges in the horizontal direction by the horizontal CCD register, the horizontal CCD register, for example, is driven, signal charges equivalent to 1/2 of the number of pixels in the horizontal direction are used as output signals from the CCD register, and remaining 1/2 signal charges are discharged to a drain of the floating diffusion amplifier unit by driving the horizontal CCD register at a higher frequency.

[0020] In this method, since the horizontal CCD register should be driven at a higher frequency, a horizontal CCD register with a high frequency and an excellent transfer efficiency becomes necessary, thereby making a design become more difficult.

[0021] Further, since only electric charges equivalent to 1/2 of the number of pixels are used and remaining 1/2 electric charges are discharged, it is impossible to reduce the number in which the horizontal CCD r gister transfers signal charges. This means that the power consumption of the horizontal CCD register becomes

15

20

30

45

50

<sup>1</sup>twice when a twice frame rate is obtained by discharging 1/2 electric charges in the horizontal direction, for example.

[0022] Also, since 1/2 signal charges are discharged, an incident light can not be utilized effectively.

[0023] Then, because 1/2 consecutive pixels in the horizontal direction are used, there is then the defect that the imaging range in the horizontal direction is reduced to 1/2, thereby resulting in a so-called angle of view being reduced to 1/2.

[0024] Also, according to the method (2) in which signal charges are added by the floating diffusion amplifier, by reducing the reset frequency of the floating diffusion amplifier to 1/2, it is possible for the floating diffusion amplifier unit to obtain an output which results from adding horizontal electric charges of two pixels.

[0025] However, since the driving frequency of the horizontal CCD should be increased twice in order to increase the frame rate twice, there is then the defect that the power consumption of the horizontal CCD register becomes twice.

[0026] Also, since the driving frequency of the horizontal CCD register and the reset frequency of the floating diffusion amplifier are different from each other, a noise caused by a capacitive coupling tends to be mixed into the solid-state imaging device.

[0027] In addition, since the output signal of the pixel signal is separated into a first pixel signal and an added signal of first and second pixels, a sampling possible time due to the output signal being flat is reduced to about 1/2. Thus, the conventional solid-state imaging device is not suitable as a high-speed solid-state imaging device.

#### SUMMARY OF THE INVENTION

[0028] In order to solve the above-mentioned problem, according to the present invention, there are provided a solid-state imaging device driving method, a solid-state imaging device and a camera in which the solidstate imaging device is able to operate at a high speed without a change of an angle of view and without a mixture of colors in a color solid-state imaging device by reducing an amount of data in the horizontal direction to 1/2.

[0029] In a solid-state imaging device of a two-dimensional array having a pixel comprising a light-receiving accumulation unit and a vertical register or a vertical register having a light-receiving function and a horizontal register, a solid-state imaging device driving method according to the present invention is comprised of the steps of transferring signal charges of pixels distant from each other on the same row to the horizontal register, and mixing the signal charges within the horizontal register and transferring the mixed signal charge in the horizontal direction.

[0030] In a color solid-state imaging device of a twodimensional array having a pixel comprising a light-receiving accumulation unit and a vertical register or a vertical register having a light-receiving function and a horizontal register, a solid-state imaging device driving method according to the present invention is comprised of the steps of transferring signal charges of pixels of the same color distant from each other on the same row to the horizontal register, andmixing the signal charges within the horizontal register and transferring the mixed signal charge in the horizontal direction.

[0031] A solid state imaging device according to the present invention is arranged such that a transfer gate unit is disposed between a vertical register and a horizontal register and in the transfer gate unit transfer electrodes of first phase and second phase are alternately disposed at every predetermined column of the vertical register.

[0032] A camera according to the present invention is formed by a switching mode for switching a mode in which signal charges of pixels distant from each other on the same row are transferred to a horizontal register, the signal charges are mixed within the horizontal register and the mixed signal charge is transferred in the horizontal direction and a normal imaging mode.

[0033] According to the above-mentioned solid-state imaging device driving method of the present invention, since signal electric charges of pixels distant from each other on the same row are transferred to the horizontal register, the signal electric charges are mixed within the horizontal register and the mixed signal electric charge is transferred in the horizontal direction, it is possible to reduce the number of data in the horizontal direction.

[0034] According to the above-mentioned solid-state imaging device driving method of the present invention, since signal electric charges of pixels of the same color distant from each other on the same row are transferred to the horizontal register, signal electric charges are mixed within the horizontal register and the mixed signal electric charge is transferred in the horizontal direction, the number of data in the horizontal direction may be reduced without generating the mixture of colors.

[0035] According to the above-mentioned solid-state imaging element of the present invention, since the transfer gate unit includes the transfer electrodes of the first and second phases alternately disposed at every predetermined column of the vertical register and signal electric charges can be separately transferred to the horizontal register at every predetermined unit of the vertical register, the horizontal register is operated during this period and signal electric charges transferred separately may be mixed within the horizontal register. [0036] According to the above-mentioned camera of the present invention, since this camera has the mode in which signal electric charges of pixels distant from each other on the same row are transferred to the horizontal register, the signal electric charges are mixed within the horizontal register and the mixed signal electric charge is transferred in the horizontal direction, in this mode, the camera can be operated at a speed high-

er than a normal operation speed so that an object may be observed through a viewfinder and an imaging range may be monitored by using this mode and so on.

#### BRIEF DESCRIPTION OF THE DRAWINGS

#### [0037]

FIG. 1 is a schematic arrangement diagram of a solid-state imaging device in which signal electric charges distant from each other by two pixels in the vertical direction are added;

FIG. 2 is a diagram showing the states of signal electric charges and signal packets during transfer operation in the solid-state imaging device of FIG. 1; FIG. 3 is a schematic arrangement diagram (plan view) of a CCD solid-state imaging device according to the present invention;

FIG. 4 is a plan view showing the layout of a color filter used in the color CCD solid-state imaging device of FIG. 3:

FIG. 5 is a diagram used to explain the manner in which colors of respective pixels are arranged in the color CCD solid-state imaging device of FIG. 3;

FIG. 6 is a plan view of a connected portion of a vertical CCD register and a horizontal CCD register and a gate electrode in the color CCD solid-state imaging device of FIG. 3;

FIG. 7 is a timing chart of drive pulses applied to respective transfer electrodes in the color CCD solid-state imaging device of FIG. 3;

FIG. 8 is potential diagrams showing, in its A to C, the manner in which electric charges are transferred at the timing of FIG. 7 in the cross-section taken along the line A - A' and in the cross-section taken along the line B - B' in FIG. 6;

FIG. 9 is potential diagrams showing, in its D and E, the manner in which electric charges are transferred at the timing of FIG. 5 in the cross-section taken along the line A - A' and in the cross-section taken along the line B - B' in FIG. 6;

FIG. 10 is potential diagrams showing, in its F to H, the manner in which electric charges are transferred at the timing of FIG. 5 the cross-section taken along the line A - A' and in the cross-section taken along the line B - B' in FIG. 6;

FIG. 11 is potential diagrams showing, in its I to J, the manner in which electric charges are transferred at the timing of FIG. 5 the cross-section taken along the line A - A' and in the cross-section taken along the line B - B' in FIG. 6;

FIG. 12 is diagrams showing the manner in which the states of signal electric charges and signal packets are changed at the timing of FIG. 7, in which A is a state obtained at a time tll, and B is a state obtained at a time t12;

FIG. 13 is diagrams showing the manner in which the states of signal electric charges and signal

packets are changed at the timing of FIG. 7, in which C is a state obtained at a time t13, D is a state obtained at a time t14 and E is a state obtained at a time t15:

FIG. 14 is diagram showing the manner in which the states of signal electric charges and signal packets are changed at the timing of FIG. 7, in which F is a state obtained at a time t21, G is a state obtained at a time t22 and H is a state obtained at a time t23; FIG. 15 is diagrams showing the manner in which the states of signal electric charges and signal packets are changed at the timing of FIG. 7, in which I is a state obtained at a time t24, and J is a state obtained at a time t25;

FIG. 16 is a diagram used to explain a bayer arrangement;

FIG. 17 is a diagram showing the states of the signal electric charges and signal packets obtained at a time til of FIG. 7 in the embodiment in which signal charges in the vertical direction are added;

FIG. 18 is a diagram showing the states of the signal electric charges and signal packets obtained at a time t25 of FIG. 7 in the embodiment in which signal charges in the vertical direction are added; and FIG. 19 is a schematic arrangement diagram (circuit block diagram) of a camera according to an embodiment of the present invention.

### DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0038] According to the present invention, in a solid-state imaging device of a two-dimensional array having a pixel comprising a light-receiving accumulation unit and a vertical register (interline transfer type or frame interline transfer type) or a vertical register (frame transfer type) having a light-receiving function and a horizontal register, there is provided a solid-state imaging device driving method which is comprised of the steps of transferring signal charges of pixels distant from each other on the same row to the horizontal register, and mixing the signal charges within the horizontal register and transferring the mixed signal charge in the horizontal direction.

45 [0039] Also, according to the present invention, in the above-mentioned solid-state imaging device driving method, after the signal charges of pixels distant from each other on the same row are separately transferred from the vertical register to the horizontal register and one signal charge is transferred to the horizontal register, the one signal charge is transferred within the horizontal register and the other signal charge is transferred to the horizontal register, in which the signal charges are mixed.

55 [0040] Also, according to the present invention, in the above-mentioned solid-state imaging device driving method, when the signal charges of pixels distant from each other on the same row are transferred from the \*vertical register to the horizontal register, the signal charges are transferred at every vertical register of adjacent predetermined column.

[0041] According to the present invention, in a color solid-state imaging device of a two-dimensional array having a pixel comprising a light-receiving accumulation unit and a vertical register or a vertical register having a light-receiving function and a horizontal register, there is provided a solid-state imaging device driving method which is comprised of the steps of transferring signal charges of pixels of the same color distant from each other on the same row to the horizontal register, and mixing the signal charges within the horizontal register and transferring the mixed signal charge in the horizontal direction.

[0042] According to the present invention, there is provided a solid state imaging device being arranged such that a transfer gate unit is disposed between a vertical register and a horizontal register and in the transfer gate unit transfer electrodes of first phase and second phase are alternately disposed at every predetermined column of the vertical register.

[0043] According to the present invention, there is provided a camera formed by a switching mode for switching a mode in which signal charges of pixels distant from each other on the same row are transferred to a horizontal register, the signal charges are mixed within the horizontal register and the mixed signal charge is transferred in the horizontal direction and a normal imaging mode.

[0044] FIG. 3 is a plan view showing a schematic arrangement of a color CCD solid-state imaging device according to an embodiment of the present invention. FIG. 3 shows the case in which the present invention is applied to a color CCD solid-state imaging device of an interline transfer type.

[0045] In this color CCD solid-state imaging device 1, each pixel includes a photodiode 2, a vertical CCD register 4 and a read-out gate 3 for controlling the photodiode and the vertical CCD register. The whole of pixels comprises an imaging region 5. A vertical CCD register extended portion 4A is disposed between the imaging region 5 and a horizontal CCD register 6. This extended portion is treated by a light-shielding process and has a function to transfer signal electric charges between the vertical CCD register 4 and the horizontal CCD register 6.

[0046] Incidentally, the extended region of the vertical CCD register 4 may be enlarged and served as a frame interline transfer type CCD solid-state imaging device.
[0047] Then, a color filter 10 shown in FIG. 4, for example, is disposed on respective pixels and three light signals of red, blue, green are obtained through this color filter, thereby resulting in the color CCD solid-state imaging device 1 being arranged.

[0048] In this color filter 10, color filters of odd columns are all green G. Color filters of even column are color filters of red R and blue B which are alternately disposed at every period of two pixels. The color arrangement of each even column is the same. That is, the arrangement has the cycle of every two pixels in the horizontal direction and the cycle of every two pixels in the vertical direction.

[0049] FIG. 5 schematically shows the arrangement in which the respective pixels are sectioned to three colors by the arrangement of this color filter 10. Reference numerals G11, G13, ... R12, R14, ... B22,B24 ...

denote respective pixels, G, R, B denote colors of color filters, and affixed numerals denote the layout in which pixels are disposed on the row and the column. That is, reference numeral G13 denote a pixel having a green G filter arranged at the first row and the third column.

15 [0050] Further, FIG. 6 shows a plan view of a connected portion of the vertical CCD register and the horizontal CCD register and a gate electrode. FIG. 6 shows a part of the vertical CCD register extended region 4A and a part of the horizontal CCD register 6 in FIG. 3.

20 [0051] Numeral 1, 2, 3, 4 affixed to the upper portions of the vertical CCD registers correspond to the arrangement of the columns in FIG. 3. That is, the vertical CCD register 4 on the first column in FIG. 6 shows the vertical CCD register connected to the pixels of the pixels G11, G21, G31 ... of the first column in FIG. 3.

[0052] In FIG. 6, the driving system of the vertical CCD register 4 is of a three-phase driving and drive pulses are represented by reference numerals  $\phi V1$ ,  $\phi V2$ ,  $\phi V3$ .

30 [0053] Then, the drive pulse φV1 is applied to a first vertical transfer electrode 11, the drive pulse φV2 is applied to a second vertical transfer electrode 12, and the drive pulse φV3 is applied to a third vertical transfer electrode 13, respectively.

35 [0054] The horizontal CCD register 6 is of a twophase driving which is available generally. Drive pulses are represented by reference symbols φH1, φH2, and horizontal transfer electrodes corresponding to the respective drive pulses are represented by H1, H2.

40 [0055] The horizontal transfer electrodes H1, H2 of the horizontal CCD register 6 are composed of a third polycrystalline silicon layer and a second polycrystalline silicon layer from the front of the horizontal transfer direction, respectively. Horizontal transfer electrodes formed of second layer polycrystalline silicon layer are served as storage electrodes Hls, H2s, regions corresponding to the storage electrodes Hls, H2s are served as accumulation regions, horizontal transfer electrodes formed of third layer polycrystalline silicon layer are served as transfer electrodes Hlt, h2t, and regions corresponding to the transfer electrodes Hlt, H2t are served as barrier regions.

[0056] Special transfer electrodes 15A, 15B are provided on the vertical CCD register extended portion 4A at its portion adjacent to the horizontal CCD register 6. The two transfer electrodes 15A, 15B are disposed in such a manner that the positions of the two transfer electrodes 15A, 15B are replaced with each other at every

two columns. Drive pulses  $\phi VA$  and  $\phi VB$  are applied to these two transfer electrodes, respectively. Thus, with respect to adjacent two columns (4n - 3 columns and 4n - 2 columns; n is a natural number) and other two columns (4n - 1 column and 4n columns) in one cycle of four columns, the transfers from the vertical CCD register 4 to the horizontal CCD register 6 may be controlled separately.

[0057] Incidentally, these two transfer electrodes 15A, 15B are each comprised of two portions having different potentials although not shown. A portion on the horizontal CCD register 6 side has a deep potential, and a portion on the opposite side has a shallow potential.

[0058] As a method of providing different potentials, there may be adopted well-know conventional methods such as a method of changing impurity concentration in the CCD register under the transfer electrode, a method of providing gate insulating films having different thicknesses under the transfer electrode and so on.

[0059] Also, in FIG. 6, reference numeral 14 denotes a channel stop which separates the portion between the vertical CCD registers of respective columns.

[0060] A fixed voltage  $V_{DC}$  is applied to the portion between the extended portion 4A of the vertical CCD register 4 and the horizontal CCD register 6 thereby to adjust the flow of signal electric charges to the horizontal CCD register 6. Instead of this fixed voltage  $V_{DC}$ , there may be applied a pulse-like voltage.

[0061] FIG. 5 shows a timing chart with respect to the drive pulses \$\phi V1\$, \$\phi V2\$, \$\phi V3\$, \$\phi VA\$, \$\phi VB\$, \$\phi H1\$, \$\phi H2\$ applied to the respective transfer electrodes.

[0062] FIG. 7 comprises two vertical transfer periods  $V_1$ ,  $V_2$  and two horizontal register electric charge mixing periods  $HM_1$ ,  $HM_2$ . Other period of time comprises a horizontal transfer period H in which signal electric charges are transferred in the horizontal CCD register.

[0063] FIGS. 8 to 11 are potential diagrams showing the manner in which electric charges are transferred at the timing of FIG. 7 in A - A' cross-section (first column) and B - B' cross-section (third column) of FIG. 6.

[0064] With respect to the potentials of the regions corresponding to the drive pulses  $\phi VA$  and  $\phi VB$ , due to the potential barrier formed by ion implantation such as implanting a p-type ion onto one portion (opposite side of horizontal CCD register), the potentials are not flat but have differences. Owing to the potential difference, the two-phase transfer operation may be executed in the regions corresponding to these drive pulses  $\phi VA$  and  $\phi VB$ .

[0065] In FIGS, 8 to 11, signal electric charges corresponding to the pixels G11, R12, G13, R14, ... shown in FIG. 3 are represented by reference symbols G11, R12, G13, R14, ... similarly.

[0066] FIGS. 12 to 15 are diagrams showing the state changes of the signal electric charges and the signal packets at the timing of FIG. 7. Also in FIGS. 12 to 15, signal electric charges corresponding to the pixels G11, R12, G13, R14, ... shown in FIG. 5 are represented by

reference symbols G11, R12, G13, R14, .... similarly. In the drawings, reference letter  $P_{\nu}$  denotes a signal packet of the vertical CCD register 4, reference letter  $P_{AB}$  denotes a signal packet of A region  $\cdot$  B region, and reference letter  $P_{H}$  denotes a signal packet of the horizontal CCD register 6.

[0067] An operation of the solid-state imaging device according to the above-mentioned embodiment will be described with reference to FIGS. 7 to 15.

[0068] Initially, in the timing of FIG. 7, after the first vertical transfer period V1 is ended, at a time tll, signal electric charges are accumulated in the region corresponding to the drive pulse  $\phi$ V2 of the vertical CCD register. At the same time, signal electric charges are transferred to and accumulated in the region corresponding to the drive pulse  $\phi$ VA in the A - A cross-section of FIG. 6, and signal electric charges are transferred to and accumulated in the region corresponding to the drive pulse  $\phi$ VB in the B - B' cross-section (see A of FIG. 8 and A of FIG. 12).

[0069] In actual practice, at the time till, as shown in A of FIG. 8, the potentials of the drive pulses \$\psi VA\$ and \$\psi VB\$ are held at a high level so that a signal electric charge corresponding to the pixel G11 is accumulated in a region (hereinafter referred to as A region) corresponding to the drive pulse \$\psi VA\$ with respect to the A - A' cross-section, a signal electric charge corresponding to the pixel G13 is accumulated in a region (hereinafter referred to as B region) corresponding to the drive pulse \$\psi VB\$ with respect to the B - B' cross-section, and signal electric charges corresponding to the pixels G21 and G23 on the second row are accumulated in the region corresponding to the drive pulse \$\psi V2\$ closest to the horizontal CCD register 6.

[0070] In FIGS. 12 to 15, the B regions are shown hatched so as to be distinguished from the A regions. [0071] Next, at a time t12, although the potential of the drive pulse φVA is maintained at high level, the drive pulse φVB is changed from the high potential to the low potential. Therefore, as shown in B of FIG. 8 and B of FIG. 12, the signal electric charge G13 is transferred from the B region to the A region in the B - B' cross-section. On the other hand, in the A - A' cross-section, the B region becomes a barrier region to hinder signal electric charges from being transferred.

[0072] Next, at a time t13, the drive pulse  $\phi VA$  is changed from the high potential to the low potential, and the drive pulse  $\phi VB$  is changed from the low potential to the high potential.

[0073] Consequently, as shown in C of FIG. 8 and C of FIG. 13, in the A - A' cross-section, the barrier formed by the B region is lost so that the signal electric charge G11 is transferred from the A region to the B region.

[0074] On the other hand, in the B - B' cross-section, the signal electric charge G13 is transferred from the A region to the horizontal CCD register.

[0075] Then, between a time t13 and a time t14, signal electric charges are transferred to the horizontal CCD

regist r twice.

[0076] Consequently, the signal electric charge G13 is transferred to the accumulation region of the horizontal register corresponding to the A - A' cross-section (see D of FIG. 9 and D of FIG. 13 which show the state obtained at the time t14).

[0077] Next, at a time t15, the drive pulse  $\phi VA$  is changed from the low potential to the high potential, and the drive pulse  $\phi VB$  is changed from the high potential to the low potential.

[0078] Consequently, as shown in E of FIG. 9 and E of FIG. 13, in the A - A' cross-section, the signal electric charge G11 is transferred from the B region to the horizontal CCD register, in which it is added to the signal electric charge G13 that was accumulated at the preceding time t14.

[0079] Subsequently, after the time t15, the drive pulse  $\phi$ VB is returned to the high potential. Thereafter, until a time t21, the vertical transfer is executed during the second vertical transfer period V<sub>2</sub> with the result that, as shown in F of FIG. 10, the electric charges G21, G23 of the second row are moved to the A region and the B region, respectively.

[0080] While the operation in the first column and the second column has been described so far, a similar operation is executed in the second column and the fourth column and columns following the fifth column. Thus, the layout of signal electric charges is placed in the state of F of FIG. 14.

[0081] In this state, 1/2 packets of all packets in the horizontal register are still blank packets.

[0082] Then, also at the time t21 to a time t25, as F to J of FIGS. 10 to 11 and F to J of FIGS. 14 to 15 show the transfer states of signal electric charges, respectively, operations similar to those of the above-mentioned times t11 to t15 are effected on the signal electric charges G21, B22, G23, B24, ... of the second row.

[0083] Incidentally, the signal electric charges G11, G13, R12, R14 are transferred twice by the transfer of the horizontal CCD register 6 during a time period ranging from t23 to t24 (see H of FIG. 14 and I of FIG. 15), and are transferred to the extended portion of the horizontal CCD register 6.

[0084] By this operation, at the time t25, as shown in J of FIG. 15, blank packets of the horizontal CCD register 6 are filled with the signal electric charges of the second row and utilized effectively.

[0085] Also, at the same time, signals of columns distant from each other by two pixels in the horizontal direction are added and synthesized.

[0086] Then, in J of FIG. 15, synthesized signals G11+G13, R12+R14, G21+G23, B22+B24, ... are outputted into the horizontal CCD register 6, in that order.

[0087] Accordingly, there is obtained a signal of two rows by one horizontal scanning. Thus, when the driving frequency of the horizontal CCD register 6 is constant, about twice frame rate is obtained by the above-mentioned operation.

[0088] By the above-mentioned operation, signals of columns distant from each other by two pixels in the horizontal direction may be added and synthesized. Also, all signal electric charges of the two rows may be transferred to the horizontal register at the same time point. [0089] According to the color CCD solid-state imaging device 1 of the above-mentioned embodiment, the signal electric charges distant from each other by two pixels in the horizontal direction are added and mixed as described above, whereby the data rate in the horizontal direction may be reduced to 1/2. Thus, the solid-state imaging device may be operated at a high speed.

[0090] Then, since the color filter 10 having the two-pixel cycle in the horizontal direction is used, the even-numbered columns of the pixels of each row and th odd-numbered columns of the pixels of each row are the filters of the same color. Therefore, even when signal electric charges are mixed, it is possible to prevent colors from being mixed.

20 [0091] Since a signal electric charge of j+1th row is transferred and mixed into the blank packet which is produced when the signal electric charge of the j-th row is added and mixed with the signal electric charge by the horizontal CCD register 6, it is possible to prevent colors of the signal electric charges of the j-th row and the j+1th row from being mixed.

[0092] That is, the colors can be prevented from being mixed, and the data rate in the horizontal direction can be reduced.

30 [0093] Further, since the blank packet is filled with the signal electric charge on the j+1th row, the packets of the horizontal CCD register 6 may be utilized effectively, and a ratio between the number of data and the horizontal transfer pulses can be made substantially constant. Also, signal electric charges need not be discharged, so that all signal electric charges may be utilized.

[0094] Also, since the signal electric charges of two pixels are added, a sensitivity may be increased as compared with case in which signal electric charges are not added.

[0095] Also, since signals of the whole of the pixels in the imaging region 5 may be synthesized, even when the number of data in the horizontal direction is reduced to 1/2, an angle of view is not changed.

[0096] In order to obtain the same output of the normal CCD solid-state imaging device in which the number of data in the horizontal direction is not reduced, at the timing shown in FIG. 7, the horizontal transfer pulses \$\phi\$H1, \$\phi\$H2 between the times \$\text{t13}\$ and \$\text{t14}\$ may be deleted, and the second vertical transfer period \$V\_2\$ and the second horizontal register mixing period HM2 (including times \$\text{t21}\$ to \$\text{t25}\$) following the time \$\text{t15}\$ may be deleted, thereby providing the next horizontal transfer period H.

55 [0097] While the data rate in the horizontal direction is set to 1/2 in the above-mentioned embodiment, the present invention is not limited thereto, and both of the data rate in the vertical direction and the data rate in the

horizontal direction may be reduced to 1/2 by a combination of the previously-proposed arrangement for reducing the data rate in the vertical direction to 1/2 and the arrangement of the present invention for reducing the data rate in the horizontal direction to 1/2.

[0098] In this case, the color filter is needed to have an arrangement comprising the two-pixel cycle both in the horizontal direction and the vertical direction.

[0099] As a typical arrangement, for example, a color filter may be comprised by using a so-called Bayer arrangement in which a green G is arranged in the oblique direction and a blue B and a red R are disposed in remaining pixels as shown in FIG. 14 or the like, in addition to the arrangement of the color filter 10 shown in FIG. 4. [0100] The manner in which signal electric charges

[0100] The manner in which signal electric charges are transferred in this case will be described with reference to FIGS. 17 and 18.

[0101] FIGS. 17 and 18 show the manner in which signal electric charges in the vertical direction are added immediately after the signal electric charges are read out.

[0102] In addition to the above-mentioned arrangement, by devising the driving timing, it is possible to add signal electric charges in the vertical direction in the extended portion 4A of the vertical CCD register.

[0103] FIG. 17 shows the state corresponding to the time t11 of the timing shown in FIG. 7.

[0104] On the first row, there are arranged signal electric charges G11+G31, R12+R32, G13+G33, R14+R34, ... which result from adding signal electric charges of pixels on the first row and signal electric charges of pixels on the third row. On the second row, there are arranged signal electric charges G21+G41, B22+B42, G23+ G43, B24+B44, ... which result from adding signal electric charges of pixels on the second row and signal electric charges of pixels on the fourth row.

[0105] By transferring signal electric charges similarly to FIGS. 8 to 15 from the state in which signal electric charges of two pixels are added, there are obtained signal electric charges G15+G17+G35+ G37 which result from adding signal electric charges of 4 pixels and the like as FIG. 18 shows the state corresponding to the time t25 of the timing shown in FIG. 7, thereby making it possible to reduce both of the data rate in the vertical direction and the data rate in the horizontal direction to 1/2. [0106] While the present invention has been described so far based on the color arrangement of the pixel in the above-mentioned respective embodiments, the present invention is not limited thereto, and similar effects may be achieved even when the color arrangement of electric charges of the packets within the vertical register has a two-column cycle in the horizontal direction.

[0107] Also, while signal electric charges are transferred from the vertical CCD register to the horizontal CCD register at the two-column unit of the vertical CCD register and signal electric charges are transferred by

the two-phase driving based on the drive pulses  $\phi VA$  and  $\phi VB$  in the extended portion of the vertical CCD register in the above-mentioned respective embodiments, the number of columns of the transfer unit and the driving system in the extended portion of the vertical CCD register are not limited thereto and may be changed freely.

[0108] The unit of the transfer from the vertical CCD register to the horizontal CCD register may use such a unit comprising the constant number of columns of the vertical CCD register.

[0109] Then, the transfer electrodes of the extended portion of the vertical CCD register are disposed in such a manner that the same transfer electrodes may become continuous at the unit comprising the constant number of columns of this transfer.

[0110] Incidentally, it is frequently observed that, if the number of columns in this transfer unit increases, then signal electric charges of pixels far distant from each other on the same row are mixed to cause original signal electric charges to be mixed to become different considerably. This is not therefore preferable. The transfer unit should preferably be made less than 4 columns.

[0111] Also, in the color solid-state imaging device, it is necessary to prevent colors from being mixed by using an integral multiple of the number of pixels of the cycle in which the color arrangement is repeated in the horizontal direction as the transfer unit.

[0112] That is, when the color arrangement of the twopixel cycle is used like the aforementioned embodiments, the transfer unit may be a two-column unit or a four-column unit, for example. If the color arrangement is of the three-pixel unit, then the transfer unit is a threecolumn unit, for example.

95 [0113] Incidentally, the present invention may be applied to a single-color solid-state imaging device or a black and white solid-state imaging device. In the single-color solid-state imaging device or the black and white solid-state imaging device, since there is then no risk that colors will be mixed, it is possible to make the above-mentioned transfer unit become a one-column unit.

[0114] Also, if the driving in the extended portion 4A of the vertical CCD register is effected in three-phase driving by three transfer electrodes, for example, and signal electric charges are transferred in the horizontal direction each time signal electric charges of one unit are transferred to the horizontal CCD register 6, then it is possible to reduce the data rate in the horizontal direction to 1/3. In general, if the extended portion is n-phase driven by n transfer electrodes, then the data rate in the horizontal direction may be reduced to 1/n. However, if n increases too much, then the shape and driving of the transfer electrode in the extended portion of the vertical CCD register become complex.

[0115] The present invention is not limited to the interline transfer type solid-state imaging device or the frame interline transfer type solid-state imaging device,

20

35

\*and may be applied to a frame transfer typ solid-state imaging device in which a vertical CCD register having a light-receiving function is used as a pixel.

[0116] FIG. 19 is a schematic diagram showing a camera using the solid-state imaging device of the above-mentioned arrangement and its driving method according to an embodiment of the present invention.

[0117] In FIG. 19, an incident light from an object is focused on the imaging screen of a solid-state imaging element 22 by an optical system including a lens 21. As the solid-state imaging element 22, there is used a solid-state imaging element having an arrangement similar to the solid-state imaging element used in the solid-state imaging device 1 having the arrangement shown in FIGS. 3 and 6 or the like.

[0118] This solid-state imaging device 22 is driven by a driving system 23 based on the aforementioned driving method. Then, an output signal from the solid-state imaging device 22 is variously processed by a signal processing system 24 and outputted as a video signal. [0119] Then, if the camera of the above-mentioned arrangement has the switching mode for switching a highspeed operation mode in which signal electric charges of pixels distant from each other on the same row are transferred to the CCD register, the signal electric charges are mixed within the horizontal CCD register and the mixed signal electric charges are transferred in the horizontal direction and a normal imaging mode, then when a user observes an object through an electronic viewfinder, an image with a high resolution of a moving picture may be obtained at a high speed in response to the change of the amount of received light in the high-speed operation mode. On the other hand, when a user takes a picture, it is possible to increase a resolution of a still picture in the normal imaging mode.

[0120] Incidentally, in the camera of the above-mentioned arrangement, if the output signals from the solid-state imaging element 22, e.g. G11+G13, R12+R14, G21+G23, B22+B24, ... are rearranged at every row of pixels like G11+G13, R12+R14, G15+G17, G21+G23, B22+B24, G25+G27, ..., for example, by using a memory, then it becomes possible to apply a conventional signal processing system to the present camera. If so, it is possible to realize a camera which is highly matched with a conventional system.

[0121] The solid-state imaging device, its driving method and the camera according to the present invention are not limited to the above-mentioned embodiments, and may take various arrangements without departing from the gist of the present invention.

[0122] According to the above-mentioned solid-state imaging device driving method of the present invention, by adding and mixing the signal electric charges distant from each other by two pixels in the horizontal direction, the data rate in the horizontal direction may be reduced to 1/2. Thus, it is possible to operate the solid-state imaging device at a high speed.

[0123] Also, since the blank packets that are pro-

duced in the horizontal register after signal electric charges of one row are transferred are filled with signal charges of the next row, the packets of the horizontal register may be utilized effectively, and the ratio between the number of data and the horizontal transfer pulses may be made substantially constant. In addition, signal electric charges need not be discharged, and hence all signal electric charges may be used.

[0124] Also, since signal electric charges of two pixels are added, a sensitivity may be increased as compared with the case in which signal charges are not added.

[0125] Further, since the signals of the whole of the pixels in the imaging area are synthesized, even when the number of data in the horizontal direction is reduced to 1/2, an angle of view is not changed.

[0126] Also, in the color solid-state imaging device, if signal electric charges of pixels of the same color distant from each other on the same row are transferred to the horizontal register, the signal electric charges are mixed within the horizontal register and the mixed signal electric charges are transferred in the horizontal direction, then even when signal electric charges are mixed, colors may be prevented from being mixed. Accordingly, it is possible to reduce the data rate in the horizontal direction without generating the mixture of colors.

[0127] According to the above-mentioned solid-state imaging device of the present invention, since the transfer electrodes of the first phase and the second phase are alternately disposed at every predetermined column of the vertical register in the transfer gate unit, signal electric charges may be separately transferred to the horizontal register at every predetermined column unit of the vertical register. Therefore, the signal electric charges that were separately transferred may be mixed within the horizontal register by operating the horizontal register during this time period.

[0128] Also, since the camera according to the present invention has the switching mode for switching the high-speed operation mode in which signal electric charges of pixels distant from each other on the same row are transferred to the horizontal register, the signal electric charges are mixed within the horizontal register and the mixed signal electric charges are transferred in the horizontal direction and the normal imaging mode, when a user observes an object through an electronic viewfinder, it is possible to obtain an image of a high resolution of a moving picture in the high-speed operation mode. On the other hand, when the user takes a picture, it is possible to increase a resolution of a still picture in the normal imaging mode.

[0129] Having described preferred embodiments of the present invention with reference to the accompanying drawings, it is to be understood that the present invention is not limited to the above-mentioned embodiments and that various changes and modifications can be effected therein by one skilled in the art without departing from the spirit or scope of the present invention as defined in the appended claims.

25

30

40

#### Claims

1. In a solid-state imaging device comprising a two-dimensional arrayed pixel provided with a photo-electric conversion unit for photo-electric converting an incident light to a signal charge and a vertical register for transferring said signal charge or a vertical register having a photo-electric conversion function for transferring a signal charge produced by photo-electric converting an incident light and a horizontal register for receiving and transferring said signal charge transferred by said vertical register, a method of driving a solid-state imaging device being characterized by comprising the steps of:

mixing signal charges of pixels distant from each other on one row transferred to said horizontal register from said vertical register within said horizontal register; and transferring said mixed signal charge in the horizontal direction.

- 2. A method of driving a solid-state imaging device as claimed in claim 1, characterized in that after said signal charges of pixels distant from each other on said one row are separately transferred from said vertical register to said horizontal register and one signal charge is transferred to said horizontal register, said one signal charge is transferred within said horizontal register and the other signal charge is transferred to said horizontal register, in which said signal charges are mixed.
- 3. A method of driving a solid-state imaging device as claimed in claim 2, characterized in that when said signal charges of pixels distant from each other on said one row are transferred from said vertical register to said horizontal register, said signal charges are transferred at every said vertical register of adjacent predetermined column.
- 4. A method of driving a solid-state imaging device as claimed in claim 1, characterized in that said pixel has a color tilter thereon and pixels distant from each other on said one row are same in color.
- 5. In a solid-state imaging element having a photoelectric conversion means for photo-electric converting an incident light to a signal charge and a vertical transferring means for transferring said signal charge in a vertical direction and a horizontal register for receiving and transferring said signal charge transferred by said vertical transferring means in a horizontal direction, a solid-state imaging device being characterized in that a transfer gate unit is provided between said vertical transferring means and said horizontal register, and transfer electrode of first and second phase, which form

said transfer gate unit, are disposed alternately at every constant column of said vertical transferring means.

- A camera comprising a solid-state imaging device which has a two-dimensional arrayed pixel provided with a photo-electric conversion unit for photo-electric converting an incident light to a signal charge and a vertical register for transferring said signal charge or a vertical register having a photo-electric conversion function for transferring a signal charge produced and a horizontal register for receiving and transferring said signal charge transferred by said vertical register, a first mode in which signal charge of pixels distant from each other on one row and to be transferred from said vertical register to said horizontal register are mixed within said horizontal register, said mixed signal charge is transferred in a horizontal direction and output, and a second mode in which said register charges are separately transferred in a horizontal direction as a signal charge of each pixel without being mixed within said horizontal register, said first and second modes being switchable.
- 7. A camera as claimed in claim 6, wherein said first mode is such that said signal charges of pixels distant from each other on one row are transferred separately from said vertical register to said horizontal register, after one signal charge is transferred to said horizontal register, it is transferred within said horizontal register, the other signal charge is transferred to said horizontal register, and said signal charges are mixed.
- 8. A camera as claimed in claim 7, wherein in said first mode, when said signal charges of pixels distant from each other on said one row are transferred from said vertical register to said horizontal register, said signal charges are transferred at every vertical register of adjacent constant columns.
- A camera as claimed in claim 6, wherein said pixel has a color filter thereon and pixels distant from each other on said one row are same in color.
  - 10. A camera as claimed in claim 6, wherein said solidstate imaging device has a transfer gate unit between said vertical register and said horizontal register and transfer electrodes of first and second phases, which form said transfer gate unit, are alternately disposed at every constant column of said vertical register.

F/6. 1




FIG. 2

G61	B62	G63	B64	G65	B66	G67	B68	
G51	R52	G53	R54	G55	R56	<u>G</u> 57	R58	·
G41	B42	G43	B44	G45	B46	G47	B48	
G31	R32	G33	R34	G35	R36	G37	R38	
G21	B22	G23	B24	G25	B26	G27	B28	
G11	R12			G15	R16			
G13	R14			G17	R18			
							·	→ PH
					·			






FIG. 4

4	G	В	G	В	
3	G	R	G	R	10
2	G	В	G	В	·
1	G	R	G	R	·
	1	2	3	4	•

F/G. 5

	1	2	3	4
1	G11	R12	G13	R14
2	G21	B22	G23	B24
3	G31	R32	G33	R34
4	G41	B42	G43	B44





F16. 7

FIG. 8







FIG. 9



F/G. 10



F/G. 11



1	7
ر	Ċ.
Ĺ	

	State Obtained at Time t12	G51 R52 G53 R54 G55 R56 G57 R58	641 B42 643 B44 645 B46 647 B48	G31 R32 G33 R34 G35 R36 G37 R38	G21 B22 G23 B24 G25 B26 G27 B28	G11 R12 615 R16	G13 R14 G17 R18			В	
110.12			~~~	Signal Packet of	yertical con Register	PAB	Signal Packet of	PH  > Signal Packet of	Horizontal CCD Register	A Region	B Region
	State Obtained at Time t11	G51 R52 G53 R54 G55 R56 G57 R58	G41 B42 G43 B44 G45 B46 G47 B48	G31 R32 G33 R34 G35 R36 G37 R38	G21 B22 G23 B24 G25 B26 G27 B28	G11 R12 613 R14 G15 R16 617 R18				A	

F16. 13

						•						
S.	R58	848	R38	B28		}					7	
e ±1	657	647	637	627				<del></del>			1	
Ħ.	R56	B46	R36	826			R16	R18	<del></del>		1	
d at	655	645	635	525			G15 R16	G17 R18			1	
aine	R54	844	R34	B24							"	٤
Obt	R52 G53 R54 G55 R56	643	G33 R34 G35 R36	623 824 625				-	-		1	
State Obtained at Time t15	R52	842 643 844 645 846 647	R32	822			R12	R14				
S	651	<u>5</u> 2	831	621			011	G13 R14		·-··		
	80	00	Tœ	lm	777		1				 	
4	R58	B48	R38	828								
e ±	657	647	(37	627							1	
Ë	R56	846	R36	826			R18				1	
d at	655	645	635	625			G17 R18				1	
aine	R54	844	R34	824								7
Obt	653	83	633	623 824					·		1	
State Obtained at Time t14	R52 G53 R54 G55 R56 G57	B42 G43 B44 G45 B46	R32 G33 R34 G35	822		/R12/	R14			<del></del>	1	
S	651	641	631	123			G13 R14				1	
	<u> </u>		1		K ( (						_}; 	
t13	R58	器	<b>33</b>	828			G17 R18					
	229	647	637	627			617					
E	R56	B46	R36	826		Ŕ16					1	
d at	655	645	635	625		615/816			· <u> </u>		1	
aine	R54	844	R34	B24			R14				ر	)
0bt	653	643	633	623			G13 R14		·	<del></del>	1	
State Obtained at Time	G51 R52 G53 R54 G55 R56	G41 B42 G43 B44 G45 B46	G31 R32 G33 R34 G35	621 822 623 824 625 826	,,,	Ř12/		<del></del>				
S	651	<u>641</u>	631	621								

F16. 14

က	B68	R58	B48	R38			B28				
e t2	295	057	647	637			627				
Ţ	998	R56	846	R36		, 1826 1826	R16	R18			Ī
d at	99	655	645 846 647	635		625 1826	615	G17 R18			<b>1</b>
aine	864	R54	844	R34			824 G15 R16 G27			,	=
0pt	693	653	643	R32 G33			623				
State Obtained at Time t23	G61 B62 G63 B64 G65	R52	842 643 844	R32		)   622   1	G11 R12 G23	R14			
S	199	651	641	631		<b>(</b> 221)	611	G13 R14			
	898	R58	348	R38		B28	·				1
State Obtained at Time t22	862 (663   864 (65   866 (667   868		B42 G43 B44 G45 B46 G47 B48	337		627					
Time	998	R52 G53 R54 G55 R56 G57	B46	G35 R36 G37	826		R16	R18			
d at	99	655	645	635	625		G15 R16	G17 R18	<del></del>		
a i ne(	864	754	844 844	R34		824		· · · · · ·			5
Obt.	99	653	£ <del>4</del> 3	G33 R34		623					
tate	B62	R52	B42	R32	B22		R12	R14	<del></del>		
S	199	651	641	631	621		G11 R12	G13 R14			
	368	358	348	338	828			<del></del>			1
; 121	1 299	G57 R58	647	537							
T:We	99g	R56	B46	R36 G37 R38	826 627		R16	818	·		
d at	99	655	645	635	625		G15 R16	G17 R18			
a i ne	B64	R54 G55	844	R34	824						"
Obt	693	653	643	633	B22 (623 B24					<u> </u>	
State Obtained at Time	G61 B62 G63 B64 G65 B66 G67 B68	R52 G53	B42 G43 B44 G45 B46 G47 B48	R32 G33 R34			G11 R12	R14			
S	199	651	641	631	621		611	G13 R14			

## 51 9/

State Obtained at Time t24

Ŋ	8	麗	8	82		₩.	<b>8</b>	
ne t25	98 667 86	657	547	<b>G37</b>		619	G111 R1	
Ξ		R56	G45 B46	R36		826		
id at	999	655	645	635		625	627 828	
State Obtained at Time	G63 B64 G65	R54	<u>84</u> 4	R32 G33 R34 G35 R36 G37		R16	R18	
Obt		653	643	633		615	617	
itate	G61 B62	R52	641 842 643	R32		B22	G23 B24 G17 R18	
0,	(61	651	641	631		120	623	

898	R58	848	R38		G19 R110	R112	
299	657	647	637		619	6111	
99g	R56	B46	R36	926		B28	
665	R54 G55 R56 G57	645	635	625 826		627	
G61 B62 G63 B64 G65 B66 G67 B68	R54	844 645 846 647 848	R34		R16	G17 R18 G27 B28 G111 R112	
663	653	B42 G43	633		G15 R16	617	 
B62	R52	B42	G31 R32 G33	1822		824	
661	651	641	631	621		623	

4	G	В	G	В
3	R	G	R	G
2	G	В	G	В
1	R	G	R	G
	1	2	. 3	4

FIG. 17






FIG. 18

						<u> </u>		
G111	R112	G113	R114	G115	R116	G117	R118	
G91	+ R92	G93	+ R94	G95	R96	+ G97	+ R98	`
G81	B82	G83 -	B84	G85	B86	G87	B88	
+	+	+	+	+	+	+	+	≻ Pv
G61	B62	G63	B64	G65	B66	G67	B68	
G71	R72	G73	R74	G75	R76	G77	R78	
G51	R52	G53	R54	655	+ R56	<del>+</del> G57	+ R58	
								ń
								<b>≻</b> Pab
							·	
								Į
G21	B22	G15	R16	G25	B26	G19	R110	
G23	B24	G17	R18	G27	B28	G111	R112	
0.44		205	200	0.45				
G41	B42	G35	R36	G45	B46	G39	R310	D.
G43	B44	G37	R38	G47	B48	G311	R312	} Рн
1								
								IJ

FIG. 19




F/G. 1



F/G. 2

G61	B62	G63	B64	G65	B66	G67	B68	
G51	R52	G53	R54	G55	R56	G57	R58	
G41	842	G43	B44	G45	B46	G47	B48	·
G31	R32	G33	R34	G35	R36	G37	R38	
G21	B22	G23	B24	G25	B26	G27	<b>B28</b>	
				·			-	
G11	R12			G15	R16			
G13	R14			Ğ17	R18			
								} PH




F/G. 4


4	G	В	G	В	
3	G	R	G	R	
2	G	В	G	В	
1	G	R	G	R	
	1	2	3	4	1

<u>10</u>

F/G. 5


	1	2	3	4
1	G11	R12	G13	R14
2	G21	B22	G23	B24
3	G31	R32	G33	R34
4	G41	B42	G43	B44





F16, 7

FIG. 8



F/G. 9






FIG. 10



F/G. 11



F16. 12

State Obtained at Time 111  G51 R52 G53 R54 G45 R56 G57 R58  G41 B42 G43 B44 G45 B46 G47 B48  G21 B42 G43 B44 G45 B46 G47 B48  G11 R12 G13 R14 G15 R16 G17 R18  Signal Packet of A Region  A Region A Region  A Region  A Region  A Region  A Region  B Region	State Obtained at Time 112	G51 R52 G53 R54 G55 R56 G57 R58	BA2 GA3 BA4 GA5 BA6 GA7 BA8	R32 G33 R34 G35 R36 G37 R38	B22 G23 B24 G25 B26 G27 B28	RIZ GIS RIG	G13 R14 G17 R18					8	
RS2 G53 R54 G55 R56 G57 R58  842 G43 B44 G45 B46 G47 B48  R32 G33 R34 G35 R36 G37 R38  822 G23 B24 G25 B26 G27 B28  R12 G13 B14 G15 R16 G17 R18  R14 G15 R16 G17 R18  R15 G13 B14 G15 R16 G17 R18  R16 G17 R18  R17 Signal Packet of A Region  A Region  A Region  A Region  B Region	Ş	353		<del></del>		E		-					_
N52 G53 R54 G55 R56 G57  R52 G53 R54 G55 R56 G57  R32 G33 R34 G35 R36 G37  R12 G23 R24 G25 B26 G27  R12 G13 R14 G15 R16 G17				Signal Packet of	rei Lical Lau register	PAB	Signal Packet of	IDISON O BYO IDISON U	Piges Backet of	Horizontal CCD		A Region	B Region
N52 G53 R54 G55 R56 G57  R52 G53 R54 G55 R56 G57  R32 G33 R34 G35 R36 G37  R12 G23 R24 G25 B26 G27  R12 G13 R14 G15 R16 G17		85 85 85 85 85 85 85 85 85 85 85 85 85 8	B48	82	83	<b>(E)</b>					j		
N52 G53 R54 G55 R56 R52 G53 R54 G55 R56 R32 G33 R34 G35 R36 R12 G23 R24 G25 B26 R12 G13 R14 G15 R16	e <del>1</del> 1	657		637	(27	1-1				-			
State Obtained at R52 G53 R54 G55 R32 G33 R34 G35 R35 R35 R35 R35 R35 R35 R35 R35 R35 R		R56	848	82	826	R16					$\exists$		
State Obtaine  GS1 R52 G53 R54  G31 R32 G33 R34  G31 R12 G33 R34  G11 R12 G13 R14  A	d at		645	635	沒	615							
State Obt  GS1 R52 G53  G31 R32 G33  G31 R72 G33  G11 R72 G33	aine	<b>R54</b>			B24	18.					7	<b>-</b> <₹	
State  GAI BA2  GAI BA2  GAI BA2  GAI BA2  GAI BA2	Opt Topt		643		23								
2 E E E E	tate		842	R32	822	R12							
	0,	<b>651</b>	ह	<u> </u>									

FIG. 13

ь	R58	88	833	828					
£.	657	647	637	27					
這	P36	88	R36 G37	B26 G27 B28		R16	818		i.
d at	355	G45 B46 G47	88			615	G17:R18		
ai Re	R54	48	3	824 525					E.
Set	653	3	G33 R34						
State Obtained at Time t15	R52 G53	B42	R32	822 (23		812	R14		
	F3	室	8	621		611	613		
	T ===		· · · · · ·						
4	35	88	<b>22</b>	828					
± €	156 GS7	B46 647	637	<b>123</b>					
Ĭ.	经	器	336	826 027		R18			
d at	83	왕	꾮	33		G17 R18			
aise	653 R54 655	B44 G45	R34	824					
중	<b>EE</b>	G43	EE33	623		-	·		
State Obtained at Time 114	<b>R52</b>	B42	R32	82	<b>(12)</b>	834	· · · · · · · · · · · · · · · · · · ·		
S	ध्य	豆	<b>E3</b>	ន	ÇII)	613 814			
								-	•
ຕວ	R58	<b>8</b>	R38	828		R38			
e ±33	153	119	225	C27 B28		617			
Ë	856	9 <del>1</del> 8	R36	<b>B</b> 26	¥16				
d at	655	945	635	623	<b>6(5)6(6)</b>				
aine	R54	844	R34	<b>B24</b>		R14			ပ
<b>S</b>	653	E#3	£33	23		613	7,		
State Obtained at Time	G51 R52 G53 R54 G55 R56	G41 B42 G43 B44 G45 B46	R32 G33	B22 623 B24	#12 				
6,3	<b>E</b>	<u>123</u>	1331	C21	2011				

F16. 14

		_									
m	898	R58	B48	R38			828	-			
e t2	<b>CE</b> 2	523	547	ය <sub>7</sub>			627			<del>, ,,</del>	1
Ē.	998	CSS RSG CS7	G45 B46 G47	G35 R36 G37		<b>B</b> 26	R16	R18			ĺ
d at	399	(55	3	835		(55)	615	617			
aine	864 665 866 667	<b>R54</b>		132 132 132 132 132 132 132 132 132 132			B24	-			
Get Cet	693	653	G43 B44	633			623				
State Obtained at Time t23	B62	R52	B42	<b>R32</b>		1229	812	R14			
S	<b>E</b>	[3]	<u>F</u>	631			611	613			
•											•
~	388	R58	88	R38		628					
e 12	790	<b>12</b> (45.7)	<b>G47</b>	£3		129	,				
<u> </u>	998	R56	846	R36	926		RIG	8 18			
d at		655	33	635	625		G15 R16	617		•••	]
<u>a</u>	B62 G63 864 G65	恐	4	H34		824				<del></del>	5
9	683	<b>E3</b>	<b>CA3</b>	C33		623	****			·	
State Obtained at Time t22	862	R52	B42	R32	822		R12	R14			•
S	<u> </u>	123	<b>E</b>	ម្រោ	(Z)		631	G13 R14			] .
							· .				
ا ئىش	88	853	248	8E.H	1828 1828						
e 123	299	157	547	R36 G37	J. Pares, par. 1				-		
Ĭ	998	G55 R56	846 647	R36	25) 928		R16	818			
d at	<u> </u>		645	Œ	625		615 816	617 818			1
ai⊓e	<b>B</b>	G53 R54	844	R34	<b>157</b>						]
· Obt	683	( <del>5</del> 3	842 643	633	(623) 824						
State Obtained at Time	G61 B62 G63 B64 G65	K52	842	E9 E8	822		R12	R14			
צט	193	133	G41	ଞା	621		<u>=</u>	G13 R14			

# F16. 15

State Obtained at Time 124

1									
	88	233 233	88	R38		R110	H112		
	898 299	750	647	637		0118 E110	0111	•	<b>-</b>
	866	856	9148	R36 G37 R38		B26	828		
	B62 G63 B64 G65 B66	<b>G55</b>	645 846 647 848	635		625	627		
	B54	P54	844	R34		R16	R18		
	G63	යි3	G43	633		615	617		
	B62	R52	641 842	R32 G33 R34 G35		822	B24 G17 R18 G27 B28 G111 R112		
	199	651	641	189		621 822	623		-

88	<b>3</b> 2	858	F. 38	}	R3 1.0	R112	·
<b>CE</b> 7	657	G47 B48	637		G19 R110	6111	
661   862   663   864   665   866   667   868	R54 G55 R56 G57	88	R36	188 188 188		B24 G17 R18 G27 B28 G111	
665	655	<b>S</b>	83	625,856		627	<del></del>
258	羟	643 844	G33 R34 G35		R16	R18	
<b>693</b>	<b>CE3</b>	3	833	1	615 R16	617	
B62	R52	B42	G31 R32	1822		<b>824</b>	
661	651	R	(31			623	

4	G	В	G	В
3	R	G	R	G
2	G	В	G	В
1	R	G	R	G
·	1	2	3	4

FIG. 17

						···		•
G81 +	B82	683 +	G84	GB5	B86	G87	B88	1
G61	B62	663	<del>6</del> 64	G65	# <b>B</b> 66	+ G57	# B68	11
<b>Ģ71</b>	R72	673	R74	G75	876	G77	R78	<b>                                     </b>
+	+	+	+	+	+	+	+	≻ Pv
G51	R52	653	R54	G55	` R56	G57	R58	
G41	B42	G43	844	G45	B46	G47	B48	
+	+	+	+	+	+	÷	+	
G21	B22	G23	B24	G25	B26	G27	B28	J
G31	R32	633	<b>FI34</b>	G35	R36	G37	R38	Ť.
+	4	+	+	+	+	+	+ _	
G11	R12	G13	R14	G15	R16	G17	R18	> PAB
					:			
								Į
					1			n
								1 I
					i .			11
	•							
							<b>,</b>	<b>i</b> }
				·				≻₽H
1								( ' ''
<b>!</b>								
								IJ

FIG. 18

G111	R112	G113	R114	G115	R116	G117	0110	1
+	+	+	+	4	+ 1	4	R118	
G91	R92	G93	R94	G95	R96	G97	R98	
GB1	B82	G83	B84	G85	B86	¢87	888	]
G61	B62	+ G63	B64	665	+ B66	G67	+ B68	} PΨ
<b>G7</b> T	R72	G73	R74	G75	R76	G77	R78	
G51	R52	+ G53	+ R54	G55	+ <b>R</b> 56	+	+	
- 651	ากระ	GDD	1134	0.55	noo	G57	R58	K
			·					}
								> PAB
								l ( '~
								}
G21	B22	G15	R16	G25	B26	G19	R110	
623	B24	G17	R18	G27	B28	G111	R112	
G41	B42	G35	R35	G45	B46	G39	R310	
	PA_4P*	uoo	1100	V>	D40	นอฮ	na io	≻ PH
G43	B44	G37	R38	G47	B48	G311	R312	۱۳۰ م
								]

F/G. 19

